31

SOFTWARE SCHEDULED SUPERSCALER COMPUTER ARCHITECTURE

ABSTRACT OF THE DISCLOSURE

A computing system is described in which groups of individual instructions are executable in parallel by processing pipelines, and instructions to be executed in parallel by different pipelines are supplied to the pipelines simultaneously. During compilation of the instructions those which can be executed in parallel are The system includes a register for storing an identified. arbitrary number of the instructions to be executed. instructions to be executed are tagged with pipeline identification tags and group identification tags indicative of the pipeline to which they should be dispatched, and the group of instructions which may be dispatched during the The pipeline and group identification tags same operation. are used to dispatch the appropriate groups of instructions simultaneously to the differing pipelines.

20

15

5

10

25

30

35